Optimizing processor architectures for warehouse-scale computers
Stanford University, 2019
Abstract
This dissertation analyzes instruction and data latency bottlenecks in warehouse-scale workloads and develops cache, code-prefetching, and dataflow-guided memory-prefetching techniques to sustain processor performance.