The architecture, operation and design of the queue management block in the ATLAS I ATM switch
University of Crete, 1996
Abstract
This thesis presents the architecture and VLSI design of the hardware block that maintains output queues by priority class in the ATLAS I single-chip ATM switch, including support for multicasting and multi-lane credit-based flow control.